

### Features

- Wide input voltage range: 2.2V – 5.5V
- 300mV very low dropout at 500mA load
- Very low quiescent current (I<sub>Q</sub>): 125µA typical
- Adjustable output voltage range: 0.8V to 5.0V
- Very fast transient response
- High PSRR
- Accurate voltage regulation
- Current limiting and short circuit protection
- Thermal shutdown protection
- Stable with any type output capacitor ≥ 4.7µF
- Ambient temperature range -40°C to 85°C
- DFN3030-10 and SOP-8L-EP: Available in “Green” Molding Compound (No Br, Sb)
- Lead Free Finish/RoHS Compliant (Note 1)

### General Description

The AP7165 is a 600mA, adjustable output voltage, ultra-low dropout linear regulator. The device includes pass element, error amplifier, band-gap reference, current limit and thermal shutdown circuitry. The device is turned on when EN pin is set to logic high level. A Power-OK (POK) output is available for power sequence control.


The characteristics of the low dropout voltage and low quiescent current make it suitable for low to medium power applications, for example, laptop computers, audio and video applications, and battery powered devices. The typical quiescent current is approximately 125µA.




Built-in current-limit and thermal-shutdown functions prevent IC from damage in fault conditions. The AP7165 are available in DFN3030-10 and SOP-8L-EP packages.

### Applications

- Servers and laptops
- Smart phone and PDA
- MP3/MP4
- Bluetooth headset
- Low and medium power applications
- FPGA and DSP core or I/O power

### Ordering Information




Device	Package Code	Packaging (Note 2)	Tube		7"/13" Tape and Reel	
			Quantity	Part Number Suffix	Quantity	Part Number Suffix
 AP7165-FNG-7	FN	DFN3030-10	NA	NA	3000/Tape & Reel	-7
 AP7165-SPG-U	SP	SOP-8L-EP	100	-U	NA	NA
 AP7165-SPG-13	SP	SOP-8L-EP	NA	NA	2500/Tape & Reel	-13

Notes: 1. EU Directive 2002/95/EC (RoHS). All applicable RoHS exemptions applied, see *EU Directive 2002/95/EC Annex Notes*.  
 2. Pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be found on our website at <http://www.diodes.com/datasheets/ap02001.pdf>.

### Pin Assignments


(1) DFN3030-10

( Top View )



(2) SOP-8L-EP


( Top View )




### Pin Descriptions

Name	Pin #		Description
	DFN3030-10	SOP-8L-EP	
IN	1, 2	1, 2	Voltage input pins, to be tied together externally. Bypass to ground through at least 1 $\mu$ F capacitor.
POK	3	3	Power-OK output, active-high open-drain.
EN	5	4	Enable input, active high.
GND	6	5	Ground.
FB	8	6	Output feedback.
OUT	9, 10	7, 8	Voltage output pins, to be tied together externally. Bypass to ground through at least 4.7 $\mu$ F ceramic capacitor.
NC	4, 7	NA	No connection.

### Block Diagram



### Typical Application Circuit



$$V_{OUT} = V_{REF} \left( 1 + \frac{R_1}{R_2} \right)$$

### Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit	
ESD HBM	Human Body Model ESD Protection	4	KV	
ESD MM	Machine Model ESD Protection	300	V	
$V_{IN}$	Input Voltage	7	V	
	OUT, FB, POK, EN Voltage	$V_{IN} + 0.3$	V	
	Continuous Load Current	Internal Limited		
$T_{Jmax}$	Maximum Junction Temperature	150	°C	
$T_{ST}$	Storage Temperature Range	-65 ~150	°C	
$P_D$	Power Dissipation	DFN3030-10 (Note 3, 5)	3.1	W
		SOP-8L-EP (Note 3, 6)	1.9	W

Notes: 3. Ratings apply to ambient temperature at 25°C

### Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit
$V_{IN}$	Input voltage	2.2	5.5	V
$I_{OUT}$	Output Current	0	600	mA
$T_A$	Operating Ambient Temperature	-40	85	°C







### Electrical Characteristics

(T<sub>A</sub> = 25°C, V<sub>IN</sub> = V<sub>OUT</sub> + 1V, C<sub>IN</sub> = 1μF, C<sub>OUT</sub> = 10μF, V<sub>EN</sub> = V<sub>IN</sub>, unless otherwise stated)







Symbol	Parameter	Test Conditions	Min	Typ.	Max	Unit
I <sub>Q</sub>	Input Quiescent Current	I <sub>OUT</sub> = 0	—	125	170	μA
I <sub>SHDN</sub>	Input Shutdown Current	V <sub>EN</sub> = 0V, I <sub>OUT</sub> = 0 (Note 4)	-1	0.01	1	μA
V <sub>ROPOUT</sub>	Dropout Voltage	V <sub>OUT</sub> ≥ 1.5V, I <sub>OUT</sub> = 500mA		300	400	mV
V <sub>REF</sub>	FB reference voltage			0.8		V
I <sub>FB</sub>	FB leakage		—	0.01	1	μA
V <sub>OUT</sub>	Output Voltage Total Accuracy		-2.5		2.5	%
$\frac{\Delta V_{OUT}}{\Delta V_{IN}} / V_{OUT}$	Line Regulation	V <sub>IN</sub> = V <sub>OUT</sub> + 1V to 5.5V, I <sub>OUT</sub> = 1mA		0.015		%/V
$\Delta V_{OUT} / V_{OUT}$	Load Regulation	I <sub>OUT</sub> from 1mA to 500mA	-1.0		1.0	%
t <sub>ST</sub>	Start-up Time, from EN high to POK high	V <sub>EN</sub> = 0V to 2.0V, I <sub>OUT</sub> = 100mA, V <sub>IN</sub> = 3.3V		170		μs
PSRR	Power Supply Rejection Ratio	1kHz, V <sub>IN</sub> = 3.3V, V <sub>OUT</sub> = 1.2V, I <sub>OUT</sub> = 0mA		60		dB
I <sub>LIMIT</sub>	Current limit	V <sub>OUT</sub> = 1.8V, R <sub>OUT</sub> = 0.5Ω	600	950		mA
I <sub>SHORT</sub>	Short-circuit Current	V <sub>IN</sub> = 3.3V, V <sub>OUT</sub> < 0.2V		380		mA
V <sub>IL</sub>	EN Input Logic Low Voltage				0.4	V
V <sub>IH</sub>	EN Input Logic High Voltage		1.4			V
I <sub>EN</sub>	EN Input leakage	V <sub>EN</sub> = 0V or 5.5V	—	0.01	1	μA
V <sub>OL</sub>	POK output low voltage	Force 2mA		100	200	mV
V <sub>POK_TH_UP</sub>	Output voltage (rising) POK threshold	FB (or OUT for fixed version) rising	87%	92%	97%	V <sub>ref</sub>
V <sub>POK_HYS</sub>	Output voltage POK hysteresis			4%		V <sub>ref</sub>
POK deglitch		V <sub>IN</sub> = 3.3V, V <sub>OUT</sub> = 1.2V		150		μs
I <sub>POK_LK</sub>	POK leakage current	V <sub>POK</sub> = 5.5V	—	0.01	1	μA
T <sub>SHDN</sub>	Thermal shutdown threshold			150		°C
T <sub>HYS</sub>	Thermal shutdown hysteresis			25		°C
θ <sub>JA</sub>	Thermal Resistance Junction-to-Ambient	DFN3030-10 (Note 5)		40		°C/W
		SOP-8L-EP (Note 6)		74		°C/W
θ <sub>JC</sub>	Thermal Resistance Junction-to- Case	DFN3030-10 (Note 5)		9		°C/W
		SOP-8L-EP (Note 6)		4		°C/W

- Notes:
- POK pin must be disconnected from IN pin.
  - Test condition for DFN3030-10: Device mounted on FR-4 2-layer board, 2oz copper, with minimum recommended pad on top layer and 6 vias to bottom layer 1.0"x1.5" ground plane.
  - Test condition for SOP-8L-EP: Device mounted on 2oz copper, minimum recommended pad layout on top & bottom layer with thermal vias, double sided FR-4 PCB.

**Typical Performance Characteristics**



**Typical Performance Characteristics (Continued)**



**Typical Performance Characteristics (Continued)**

**Line Transient Response**




Time (50us/div)

**Line Transient Response**




Time (50us/div)

**Output Load Transient Response (V<sub>OUT</sub>=1.2V)**




Time (100us/div)

**Output Load Transient Response (V<sub>OUT</sub>=1.8V)**




Time (100us/div)

**Start-up Time (V<sub>OUT</sub>=1.2V, I<sub>OUT</sub>=0.1A)**



Time (50us/div)







**Start-up Time (V<sub>OUT</sub>=1.2V, I<sub>OUT</sub>=600mA)**



Time (50us/div)



**Typical Performance Characteristics (Continued)**





### Application Note

#### Input Capacitor


A 1 $\mu$ F ceramic capacitor is recommended to connect between IN and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. A lower ESR (Equivalent Series Resistance) capacitor allows the use of less capacitance, while higher ESR type requires more capacitance. This input capacitor should be located as close as possible to the device to assure input stability and less noise. For PCB layout, a wide copper trace is required for both IN and GND.

#### Output Capacitor

The output capacitor is required to stabilize and help the transient response of the LDO. The AP7165 is designed to have excellent transient response for most applications with a small amount of output capacitance. The AP7165 is stable for all available types and values of output capacitors  $\geq 4.7\mu$ F. The device is also stable with multiple capacitors in parallel, which can be of any type of value. Additional capacitance helps to reduce undershoot and overshoot during transient. This capacitor should be placed as close as possible to OUT and GND pins for optimum performance.

#### Adjustable Operation

The AP7165 provides output voltage from 0.8V to 5.0V through external resistor divider as shown below.



The output voltage is calculated by:

$$V_{OUT} = V_{REF} \left( 1 + \frac{R_1}{R_2} \right)$$

Where  $V_{REF}=0.8V$  (the internal reference voltage).

Rearranging the equation will give the following equation to find the approximate resistor divider values:

$$R_1 = R_2 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right)$$

To maintain the stability of the internal reference voltage,  $R_2$  needs to be kept smaller than 250k $\Omega$ .

#### No Load Stability

Other than external resistor divider, no minimum load is required to keep the device stable. The device will remain stable and regulated in no load condition.

#### ENABLE/SHUTDOWN Operation

The AP7165 is turned on by setting the EN pin high, and is turned off by pulling it low. If this feature is not used, the EN pin should be tied to IN pin to keep the regulator output on at all time. To ensure proper operation, the signal source used to drive the EN pin must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under  $V_{IL}$  and  $V_{IH}$ .

#### POWER-OK

The Power-Ok (POK) pin is an active high open-drain output. It can be connected to any 5.5V or lower rail through an external pull-up resistor. The recommended sink current of POK pin is up to 4mA, so the pull-up resistor for POK should be in the range of 10k $\Omega$  to 1M $\Omega$ . If output voltage monitoring is not needed, the POK pin can be left floating.

#### Current Limit Protection

When output current at OUT pin is higher than current limit threshold, the current limit protection will be triggered and clamp the output current to approximately 950mA (600A min) to prevent over-current and to protect the regulator from damage due to overheating.

#### Short Circuit Protection

When OUT pin is short-circuited to GND or OUT pin voltage is less than 200mV, short circuit protection will be triggered and clamp the output current to approximately 380mA. This feature protects the regulator from over-current and damage due to overheating.

---

**Application Note (Continued)**

---

**Low Quiescent Current**

The AP7165, consuming only around 125µA for all input range and output loading, provides great power saving in portable and low power applications.

**Wide Output Range**

The AP7165, with a wide output range of 0.8V to 5.0V, provides a versatile solution for many portable and low power applications.

**Thermal Shutdown Protection**

Thermal protection disables the output when the junction temperature rises to approximately +150°C, allowing the device to cool down. When the junction temperature reduces to approximately +125°C the output circuitry is enabled again. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the heat dissipation of the regulator, protecting it from damage due to overheating.

**Power Dissipation**

The device power dissipation and proper sizing of the

thermal plane that is connected to the thermal pad is critical to avoid thermal shutdown and ensuring reliable operation. Power dissipation of the device depends on input voltage and load conditions and can be calculated by:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$

The AP7165 is available in the DFN3030-10 and SOP-8L-EP packages, both with exposed pad, which is the primary conduction path for heat to the printed circuit board (PCB). The pad can be connected to ground or be left floating; however, to ensure the device will not overheat, it should be attached to an appropriate amount of copper PCB area.


However, the maximum power dissipation that can be handled by the device depends on the maximum junction to ambient thermal resistance, maximum ambient temperature, and maximum device junction temperature, which can be approximated by the equation below:

$$P_D(\text{max}@T_A) = \frac{(+145^\circ\text{C} - T_A)}{R_{\theta JA}}$$

**Marking Information**

(1) DFN3030-10

( Top View )



XX : B2 : AP7165

Y : Year 0~9


M : Month A~L

X : G : Green

Part Number	Package	Identification Code
AP7165	DFN3030-10	B2


(2) SOP-8L-EP

( Top View )




**Package Information (All Dimensions in mm)**

**(1) DFN3030-10**



**(2) SOP-8L-EP**




- Notes:
7. All dimensions are in millimeters. Angles are in degrees.
  8. Coplanarity applies to the exposed heat sink as well as the terminals.

---

## Taping Orientation

---



Notes: 9. The taping orientation of the other package type can be found on our website at <http://www.diodes.com/datasheets/ap02007.pdf>.

### IMPORTANT NOTICE

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to any product herein. Diodes Incorporated does not assume any liability arising out of the application or use of any product described herein; neither does it convey any license under its patent rights, nor the rights of others. The user of products in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on our website, harmless against all damages.

### LIFE SUPPORT

Diodes Incorporated products are not authorized for use as critical components in life support devices or systems without the expressed written approval of the President of Diodes Incorporated.